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A low voltage self-biased high swing cascode current mirror (SHCCM) with improved bandwidth has been proposed. 
The recently reported SHCCM architecture use the bulk-driven quasi-floating gate (BDQFG) MOS transistors to enhance 
the effective transconductance which improves the current mirror input resistance and bandwidth range over the same 
architecture realized using bulk-driven MOS transistors. To further improve the bandwidth the proposed BDQFG based 
SHCCM uses two resistances which makes the current mirror frequency response free from input capacitors and also 
reduces the parasitic capacitance effect which results in increased bandwidth with an advantage of having no degradation in 
other performance parameters of current mirror. The proposed current mirror operates well for input current range from 0 to 
200 μA with good linearity and shows the bandwidth of 298 MHz (i.e., 1.6 times over prior reported BDQFG based 
SHCCM). The observed input and output resistance is 306 Ω and 165 kΩ, respectively. Further, the THD analysis is carried 
to prove the robustness of proposed current mirror. The complete analysis is performed on UMC 0.18 μm technology using 
HSpice.  
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1 Introduction  
Prolonging the battery life time is the basic 
requirement of modern portable electronics and 
battery-powered implantable and wearable medical 
devices. In context to this, many efforts and 
techniques have been exerted for realizing circuits 
which can work at sub-volt supply
1
. The scaling of 
supply voltage strongly affects the performance of 
analog circuits and does not guarantee reliable 
performance since the threshold voltage does not 
scale down proportionally. The supply voltage must 
be at least equal to or greater than the threshold of 
MOS transistors used in circuit realization. So, using 
conventional technique for circuit design at sub-volt 
supply without sacrificing the desired performance 
has becomes a tedious task nowadays. Therefore, 
various techniques have been proposed in literature 
which reduces the threshold voltage effect or even 
remove it thereby facilitate the circuits to operate at 
low voltage (LV). Few techniques frequently adopted 
are categorized as subthreshold
2
, level shifter
3
, bulk 
driven
 
(BD)
4
, floating gate (FG)
5-7
, quasi-floating gate 
(QFG)
8-10
. Among these the BD is found to be most 
suitable approach for realizing low voltage low power 
circuits as it do not require any special arrangement 
for threshold voltage removal form input signal path. 
The bulk-input demand maximum supply not more 
than a BJT junction turn-on potential to prevent latch-
up and so the technique is found suitable for battery-
operated portable devices. From literature survey it 
has been found that most of the recent publications 
are based on BD approach
11-13
.  
Though using BD, FG and QFG techniques offer 
high functionality at low voltage low power capability 
these techniques have drawback of poor 
transconductance and low transition frequency. As a 
result, the circuits suffer reduced bandwidth and low 
gain structures. Besides, the FG and QFG based 
circuits also require large chip area. However, a most 
promising technique has been revealed in literature 
which congregates the characteristic of BD and 
FG/QFG MOS transistor. The technique is named as 
BDFG/BDQFG
14
, i.e., BD MOS transistor configured 
in FG/QFG mode. Using BDFG/BDQFG the structure 
results in enhanced transconductance over separate 
BD and FG/QFG MOSFET. Compared to QFG, the 
FG based circuits suffer few drawbacks such as 
charge trapping, poor transconductance, and poor 
bandwidth. In context to this BDQFG has gained 
considerable potential interest over BDFG. Few latest 
—————— 
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research articles published has used the BDQFG 
technique in realisation differential difference current 
conveyor
15
, differential difference amplifier
16
, 
rectifier
17
,
 
etc. Moreover, the recently published article 
has proved experimentally the advantage of using 
BDQFG technique for realizing low power circuits
18,19
. 
In this paper, a low voltage high bandwidth SHCCM 
based BDQFG MOSFET is presented. 
 Current mirror is the most important and 
fundamental block for analog circuits. Realizing 
current mirror with bulk as input requires very low 
supply voltage and best suits to low power devices. 
However, the BD based current mirrors have limited 
applications due to poor current matching, less 
operating range and smaller bandwidth due to low 
transconductance. The proposed current mirror 
increases the bandwidth of prior reported low voltage 
BDQFG SHCCM
20
 without degrading any of other 
performance parameter and consuming the same level 
of power consumption. 
 
2 Bulk Driven and Bulk Driven Quasi Floating 
Gate MOSFET  
 
2.1 BD MOSFET 
The conventional MOSFET is a four terminal 
device whose fourth terminal, the bulk is connected to 
negative/positive supply for N-channel/P-channel 
transistor, respectively, or to their source terminal. 
Using bulk as signal input removes the threshold 
voltage limitation from input path. The very first 
article used BD technique to design differential 
amplifier
21
. The schematic of N-channel BD 
MOSFET is shown in Fig. 1. The dc bias voltage Vbias 
at gate of transistor MN creates the channel whereas 
the input signal is applied at bulk which modulates the 
drain-to-source current even with very low amplitude 
of input signal.  
The most significant drawback related to the bulk-
driven is its small body transconductance  mbg  
which is 3 to 5 times smaller than gate 
transconductance and poor transition frequency
17
 Tf . 
The g
mb
 relation with gate transconductance (g
mb
) is 
given as: 
 
𝑔𝑚𝑏 =  
𝑦
2 2∅𝑓−𝑉𝑆𝐵
𝑔𝑚 = 𝑔𝑚    ... (1) 
 
where   is the body effect coefficient, 
f  is the 
Fermi-potential, 
SBV  is the source-to-bulk potential. 
The normal range of   varies from 0.2 to 0.4. 
However, the bio-signals being small in amplitude 
and low frequency range suits the use of BD approach 
for signal processing which ranges in kHz.  
 
2.2 BDQFG MOSFET 
The schematic of N-channel BDQFG MOSFET 
MN is shown in Fig. 2. The input capacitor C along 
with P-channel MOS transistor MP forms QFG node 
for MN and its bulk acting as input tied to its 
respective gate forms the BDQFG structure. Under 
DC, the structure behaves as standard BD MOSFET 
whereas for AC analysis it combines the 
characteristics of BD and QFG MOSFET. This results 
in effective transconductance higher than separate BD 
or QFG transconductance and also increased 
transition frequency  Tf . The effective 
transconductance (g
meff
) of BDQFG MOSFET is given 
as:  
 
𝑔𝑚𝑒𝑓𝑓 = 𝑘𝑔𝑚 + 𝑔𝑚𝑏 = (𝑘 + )𝑔𝑚  ... (2) 
 
where k  is the effective capacitance ratio of 
input to the total capacitance seen at QFG of MN 
The comparative analysis on MOSFET 
parameters in saturation mode using BD and 
BDQFG technique is shown in Table 1. 
 
 
Fig. 1 – N-channel BD MOS transistor 
 
 
Fig. 2 – N-channel BD-QFG MOS transistor 
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3 Proposed Current Mirror 
 In deep submicron technology, the conventional 
two transistor based current mirror does not fulfill the 
required performance of ideal current mirror. The 
short channel MOS device often results high output 
conductance and hence poor current matching. In this 
context, the cascode current mirror
22
 (CCM) was 
proposed which provide high output impedance and 
suits high performance applications like in design of 
second generation current conveyors, op-amps, LNA 
etc. Though the CCM offers high output impedance 
but its reduced output signal swing due to overdrive 
voltage required by output MOSFET puts limitation 
on its uses for circuits requiring rail-to-rail operation. 
However, this overdrive voltage requirement got 
reduced by placing a series resistance R at the drain 
contact of input MOS transistor and the architecture 
was named as self-biased high swing cascode current 
mirror
23
 (SHCCM). The detailed analysis of this 
current mirror and its modification in terms of output 
resistance can be found in
24
. However, for low voltage 
operation this gate driven SHCCM was realized using 
only BD MOS transistors and this BD based 
SHCCM
25
 which when compared with its gate driven 
counterpart showed an improvement not only in terms 
of low voltage operation but also resulted in improved 
performance parameters. However, the BD SHCCM 
has disadvantage of high input resistance, low output 
resistance and poor bandwidth. To enhance the 
performance the BD SHCCM when modified using 
BDQFG MOS transistor
 
showed a significant 
improvement in terms of input resistance and 
bandwidth response
20
. The schematic of SHCCM 
based on BD and BDQFG reported in literature is 
shown in Figs 3 and 4, respectively.  
In Fig. 3, the four BD N-channel MOS transistors 
(M1-M4) are used to realize the SHCCM. The use of 
offset current  offsetI  at output node is for minimizing 
the mismatch between input and output current due to 
non-linear behavior of BD MOSFET at low supply. 
Due to poor transconductance (i.e., body 
transconductance) of M1 and M3 MOSFETs, such 
current mirror results in not only high input resistance 
but also low bandwidth. The improvement to these 
parameters of current mirror was replacing these BD 
MOSFETs by BDQFG MOSFETs as shown in Fig. 4 
where the M3 and M1 MOS transistor are replaced by 
BDQFG MOS transistor whereas M2 and M4 are kept 
in normal BD mode. However, the increased 
capacitances of BDQFG especially due to input 
capacitors, the enhancement in bandwidth is achieved 
till certain limit.  
 In proposed current mirror, the range of bandwidth 
is further increased by reducing the effect of input 
capacitances on the bandwidth response without 
degrading any other performance parameters. The 
architecture of proposed high bandwidth SHCCM 
based on BDQFG MOSFET is shown in Fig. 5. The 
modification is carried out by using resistance R1 and 
R2 in series to input capacitors C1 and C2, 
respectively, of MOSFETs M3 and M1, respectively. 
Table 1 – Comparison of MOSFET parameters using BD and 
BDQFG technique 
Parameter BD BDQFG 
Threshold removed removed 
Transconductance  0.2 0.4 mg   0.7 1 mg  
Output 
conductance 
DSI   , ,gd MP T qfg m DSC C g I  
Transition 
frequency 
 0.3 0.5 Tf   0.7 0.9 Tf  
 
 
 
Fig. 3 – Low Voltage BD based SHCCM25 
 
 
 
Fig. 4 – Low voltage BDQFG based SHCCM20 
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Through analysis, it has been observed that using 
these resistors causes the circuit’s frequency response 
gets independent of the effect of input capacitors and 
also to parasitic gate-to-source capacitances of M1 and 
M3 which results in bandwidth enhancement over 
prior architectures. Moreover, these resistors does not 
have impact on effective transconductance of M1 and 
M3 MOS transistor and so high bandwidth is achieved 
without degrading other parameters.  
In Fig. 6, the resistors R1 and R2 realization is done 
using N-channel MOS transistors MR1 and MR2, 
respectively. These MOS transistors MR1 and MR2 are 
made to operate in linear regime biased using N-
channel MOS transistor (M5, M6) and (M7, M8), 
respectively.  
 
3.1 Input resistance 
The small signal model for calculating the input 
resistance ( ,ProposedinR ) of proposed current mirror is 
shown in Fig. 7 where: 
At node 2: 
 
  2 34 1 3 4 3
4
in mb m
o
V V
i g V V g V
r

     ... (3) 
At node 3: 
  33 3 2
3
in m mb
o
V
i kg g V
r
    ... (4) 
2 1 inV V i R   ... (5) 
 
Putting Eq. (5) in Eq. (4): 
 
    3 3 3 3 3 3 3 11 m mb o in m mb oV kg g R r i kg g r V      
 ... (6) 
From Eqs (3), (5) and (6): 
 
     
  
3 3 4 4 3 4 4 4 3 41
3 3 4 4 3 4
m mb m mb o o m mb o o
in
in m mb m mb o o
R kg g g g r r g g r rV
R
i kg g g g r r
   
 
 
 
 … (7) 
 
 
Fig. 6 – Final proposed low voltage BDQFG SHCCM with enhanced bandwidth 
 
 
Fig. 7 – Small signal model for calculating input resistance 
 
 
Fig. 5 – Proposed low voltage BDQFG SHCCM with enhanced 
bandwidth 
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Hence:  
 
,Proposed
3 3
1
in
m mb
R R
kg g
 

 ... (8) 
 
Similar analysis when carried for BDQFG based 
SHCCM (Fig. 4) results in the input resistance as: 
 
,
3 3
1
in BDQFG
m mb
R R
kg g
 

 ... (9) 
 
And for the BD based SHCCM (Fig. 3), the input 
resistance is given by:  
 
,
3
1
in BD
mb
R R
g
   ... (10) 
 
From Eqs (8) and (9), no difference is observed in 
terms of input resistance. However, the advantage of 
using BDQFG in lowering of input resistance can be 
observed by comparing Eqs (8) and (9) with Eq. (10). 
 
3.2 Output resistance 
The small signal model for calculating the output 
resistance ( ,ProposedoutR ) of proposed current mirror is 
shown in Fig. 8 where: 
At node 6: 
 
  6 42 2 5
2
out m mb
o
V V
i g g V
r

     ... (11) 
 
At node 4: 
 
4 1o outV r i  ... (12) 
 
From Eqs (11) and (12): 
 
  6 12 2 1
2
o out
out m mb o out
o
V r i
i g g r i
r

     ... (13) 
 
 6 1 2 2 2 1 2out o o m mb o o
out
V
R r r g g r r
i
      ... (14) 
 
Since 1m og r   
 
 ,Proposed 2 2 1, 2out m mb o qfg oR g g r r   ... (15) 
 
Similar analysis when carried for BDQFG based 
SHCCM (Fig. 4) results in the output resistance as: 
 
 , 2 2 1, 2out BDQFG m mb o qfg oR g g r r   ... (16) 
 
And for the BD based SHCCM (Fig. 3), the output 
resistance is given by:  
 
 , 2 2 1 2out BD m mb o oR g g r r   ... (17) 
 
From Eqs (15) and (16), no difference is observed in 
terms of output resistance whereas comparing with 
Eq. (17), due to increased output conductance of 
BDQFG MOS transistor M1 the degraded output 
resistance is achieved. The improvement to such low 
output resistance has been achived in the 
architectures
26,27
 at the cost of increased power 
dissipation.  
 
3.3 Bandwidth 
The small signal model for calculating the 
bandwidth ( 0,Proposed ) of proposed current mirror is 
shown in Fig. 9. The output conductance and the gdC
effects are neglected in comparison to gsC  of 
saturation mode transistors. Here, sbC and mbg  are 
neglected in comparison to gsC and mg  of M2 and M4, 
respectively. In Fig. 9: 
At node 3: 
 
 4 3 3 3 2 4 3 0gs m mb msC V kg g V g V     ... (18) 
 
 3 3
3 2
4 4
m mb
m gs
kg g
V V
g sC

 

 ... (19) 
 
At node 2: 
 
 
   
2 2 2 1
1 3 2 4 3
1 2
1 3 2 1
0
1 1
/ / / /
sb sb m
gs gs
V V V V
s C C V g V
R
R R
s C C s C C

     
 
 
... (20) 
 
Assume 1 2C C , 3 1gs gsC C , 1 2R R  
 
 
 
 
 
1 3 2
1 3 2 4 3
1 1 3
2 / /
0
1 / /
gs
sb sb m in
gs
s C C V
s C C V g V i
sR C C
    

 ... (21)  
 
Fig. 8 – Small signal model for calculating output resistance 
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Fig. 9 – Small signal model for calculating bandwidth 
 
From Eqs (19), (20) and (21): 
 
 
 4 1 4 3 32 4
2
4 4 14 4
2
2
gs sb m m mbm
in
gs gs sbm gs
C C g kg gg
i s s V
C C Cg sC
 
       
 
 ... (22) 
 
At node 6: 
 
2 4out mi g V   ... (23) 
 
At node 4: 
 
 2 4 1 1 2 2 4m m mb gsg V kg g V sC V     ... (24) 
 
From Eqs (23) and (24): 
 
 2 1 1 2
2 2
m
out m mb
m gs
g
i kg g V
g sC
 

 ... (25) 
 
From Eqs (22) and (25): 
 
  
   
2 1 1 4 4
4 1 2 2 2 4 3 34
4 4 1
1
2
2
m m mb m gsout
I
in gs sb m gs m m mbm
gs gs sb
g kg g g sCi
A
i C C g sC g kg gg
s s
C C C
 
  
  
   
 
 
 ... (26) 
 
Let 2 4m mg g , 2 4mb mbg g , 3 1m mg g , 2 4gs gsC C  
 
 
 
2 1 1 4 1
2 4 3 34
4 4 1
2
2
m m mb gs sbout
I
in m m mbm
gs gs sb
g kg g C Ci
A
i g kg gg
s s
C C C

 
 
   
 
 ... (27) 
 
Hence: 
 
 2 1 1
0,Proposed
2 1,32
m m mb
gs sb
g kg g
C C


  ... (28) 
 
Similar analysis when carried for BDQFG based 
SHCCM (Fig. 4) results the bandwidth as: 
 
  
2 1 1
0,
2 1,3 1,2 3,12 / /
m m mb
BDQFG
gs sb gs
g kg g
C C C C




 ... (29) 
 
And for the BD based SHCCM (Fig. 3), the 
bandwidth is given by:  
 
2 1
0,
2 1,32
m mb
BD
gs sb
g g
C C
   ... (30) 
 
Comparing Eqs (29) and (30), the increased 
transconductance of M1 results in high bandwidth for 
Fig. 4. However, the input capacitors and parasitic 
gate-to-source capacitances of M3 and M1 puts a limit 
on the bandwidth range. In this context, the proposed 
current mirror does not experience such effects and 
hence results in highest bandwidth as visible in Eq. 
(28). 
 
4 Simulation Results 
 The current mirrors shown in Figs 3, 4 and 6 are 
simulated on UMC 0.18 μm mixed-mode twin-well 
technology at  0.2V supply with the help of HSpice 
simulator. The simulation results confirm the small 
signal analytical results. The MOS transistors width 
and length of referred current mirrors and proposed 
current mirror is listed in Table 2. The other assumed 
parameters for simulations are also listed in Table 2.  
In Fig. 10, the output current is plotted in relation 
to output voltage for input current values till 200 μA 
in steps of 50 μA. As discussed, under DC conditions 
BDQFG behaves as BD MOS transistor so the 
overlapping for referred and proposed current mirror 
is observed. The overlapping of plots is also observed 
for current transfer characteristic shown in Fig. 11  
for input  current  swept  from  0  to  200  μA  and  the  
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corresponding percentage error in current transfer is 
shown in Fig. 12. The frequency response is shown in 
Fig. 13. It is observed that the proposed current mirror 
shows the highest bandwidth of 306 MHz over BD 
and BDQFG which provide 80 MHz and 180 MHz 
respectively. Further, the input and output  
impedance is shown in Figs 14 and 15, respectively 
where a negligible variation can be observed between 
BDQFG and proposed but better than BD based 
SHCCM.  
The non-linearity analysis of BD, BDQFG and 
proposed current mirror is shown with the help of 
total harmonic distortion (THD) calculation for 
sinusoidal input current signal at frequency of 1 MHz, 
10 MHz and 20 MHz at a quiescent current of 160 
μA. The THD percentages at above stated frequencies 
are shown in Figs 16–18. It is observed that with 
increase in input signal amplitude and frequency there 
is corresponding increase in THD percentage. The 
THD is found to be much better than simple BD 
SHCCM and remains around 5% even for 20MHz 
input signal. Also a very slight variation in THD is 
observed between BDQFG and proposed current 
mirror.  
 The complete HSpice simulation results are 
summarized in Table 3 which concludes that the 
proposed current mirror results in high bandwidth 
over prior arts at the same level of power 
consumption.  
Table 2 – W and L of MOS transistors used in BD, BDQFG and 
proposed current mirror 
Transistors W (μm) L (μm) Transistors W (μm) L (μm) 
M1 207 0.54 M7 2.16 0.54 
M2 207 0.54 M8 2.16 0.54 
M3 207 0.54 MR1 10.08 0.54 
M4 207 0.54 MR2 10.08 0.54 
M5 2.16 0.54 MP1 0.36 0.36 
M6 2.16 0.54 MP2 0.36 0.36 
R=100 ,C1=C2=1pf, supply=  0.2V 
 
 
 
Fig. 10 – DC output characteristic of BD, BDQFG and proposed 
current mirror 
 
 
 
Fig. 11 – Current transfer characteristics of BD, BDQFG and 
proposed current mirror 
 
 
Fig. 12 – Percentage error in current transfer characteristics of 
BD, BDQFG and proposed current mirror 
 
 
 
Fig. 13 – Frequency responses of BD, BDQFG and proposed 
current mirror 
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Fig. 14 – Input resistances of BD, BDQFG and proposed current 
mirror 
 
 
 
Fig. 15 – Output resistance of BD, BDQFG and proposed current 
mirror 
 
 
 
Fig. 16 – THD plot of BD, BDQFG and pProposed current mirror 
at 1MHz input sinusoidal signal 
 
 
Fig. 17 – THD plot of BD, BDQFG and proposed current mirror 
at 10MHz input sinusoidal signal 
 
 
 
Fig. 18 – THD plot of BD, BDQFG and proposed current mirror 
at 20MHz input sinusoidal signal  
 
Table 3 – Comparative analysis on Current Mirror performance  
               Reference 
Parameters 
[25] [20] Proposed  
BDQFG 
SHCCM 
Input current range (μA) 0-200 0-200 0-200 
Input resistance (Ω)  1.16 k 306 306 
Output resistance (Ω)  175 k 165 k 165 k 
Bandwidth (MHz)
 
57 180 298 
Supply (V)   0.2   0.2   0.2 
Technology (μm)  UMC 0.18 UMC 0.18 UMC 0.18 
 
5 Conclusions 
In this paper, a high bandwidth BDQFG based 
SHCCM is presented. The achieved high bandwidth 
in without using any complex circuitry encourages its 
application for low power designs. The THD analysis 
carried proves the robustness of proposed current 
mirror. The complete analysis is carried out in 
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technology file of 0.18 μm provided by UMC with the 
help of HSpice.  
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